Low Power Digital IC Design – LTSpice / HSpice

[ad_1]

Investigate the effects of various low power design techniques on the speed and power dissipation of a given logic network, at the 22 nm technology node.

(Use PTM metal gate/high-k CMOS V2.0 models only; release date October 29, 2007. Available at http://www.eas.asu.edu/~ptm).

Sample Solution

The post Low Power Digital IC Design – LTSpice / HSpice appeared first on acestar tutors.

[ad_2]

Source link